Static Timing Analysis

Builds a pin-level timing DAG, propagates arrival/required times, and reports WNS / TNS plus the critical path. Wire delay scales linearly with manhattan distance of the placed driver-sink pair.